Abstract-The development of next-generation computer-aided design tools and field programmable gate array architectures require benchmark circuits to experiment with new algorithms and architectures. There has always been a shortage of good public benchmarks for these purposes, and even companies that have access to proprietary customer designs could benefit from designs that meet size and other particular specifications. In this paper, we present a new method of generating realistic synthetic benchmark circuits to help alleviate this shortage. The method significantly improves the quality of previous work by imposing a hierarchy of circuits through clustering and by using a simpler method of characterizing the nature of sequential circuits. Also, in contrast to current constructive generation methods ( ., 2002) , we employ new iterative techniques in the generation that provide better control over the generated circuit's characteristics. As in previous work, we assess the realism of the generated circuits by comparing properties of real circuits and generated "clones" of the real circuit after placement and routing. On average, the real and clone circuits' total detailed wirelength differ by only 14%, a major improvement over previous results. In addition, the minimum track count is within 14% and the critical-path delay is within 10%.
I. INTRODUCTION
T HERE currently exists a shortage of good quality publicdomain benchmark circuits that can be used to test the next generation of computer-aided design (CAD) algorithms for very large scale integration of application specific integrated cirucits (ASICs) and field programmable gate (FPGA) architectures. Most public domain benchmarks are either too small or not of the right size to give a realistic assessment of the performance of new architectures and algorithms.
The shortage of large circuits exists because companies that possess large circuits regard them as proprietary. A number of efforts have been made to assemble public-domain benchmarks, but those that do exist tend to be small or lack crucial information [1] - [3] . For example, the largest circuits from the Microelectronics Center of North Carolina (MCNC) benchmarks [1] , common benchmarks used for FPGA research, are on the order of 8000 four-input look-up tables (4-LUT)s. By contrast, the largest planned FPGAs that will be available within a year from Altera and Xilinx have space for up to 114 140 [4] and 111 232 [5] 4-LUTs, respectively. This means that the circuits used to evaluate FPGA algorithms and architectures in the research community take up less than 10% of the largest commercial FPGA's area. Furthermore, if the research community is to explore FPGA designs that are five to ten years in the future, then circuits that are three to twelve times larger are needed as chip size is forecast to grow by that amount according to the International Technology Roadmap for Semiconductors [6] .
When faced by such a disparity between the size of the next generation of FPGA designs and the size of circuits used to explore these designs one has to wonder how realistic are conclusions reached with such circuits.
This shortage of larger circuits is even more acute when one considers that what is really needed to fully test FPGA architectures or algorithms are larger circuits of the right size. In testing, a circuit that consumes half the logic resources of the target FPGA is often not as interesting as a circuit that consumes 90% of an FPGA and places large demands on the architecture or the CAD tool algorithms. Furthermore, unlike research into ASIC's, if the benchmark circuit does not fit into the FPGA, then that benchmark circuit is of no use for testing purposes.
Recently, researchers have proposed several approaches to synthetic benchmark generation in an attempt to alleviate these problems. Synthetic benchmarks are netlists created by an automated program and are constrained to have a specific set of desirable characteristics. However, for synthetic circuits to be useful, they must be shown to be realistic proxies for real circuits.
Hutton et al. [7] , [8] demonstrated realism by comparing real benchmark circuits to "clones" generated synthetically from the characterization of the real circuits. Real and clone circuits could be compared on the basis of an important circuit characteristic or property (such as power consumption, critical-path delay, or total wirelength after placement and routing). They were successful in generating good quality clones (as measured by wirelength) of circuits that were purely combinational, but the approach worked less well for the larger sequential circuits, producing circuits that require 40% more wirelength on average. In this paper, we propose several new characterization parameters and synthetic generation techniques that significantly improve upon the wirelength results of Hutton et al. [7] , [8] for sequential circuits. At the same time, we maintain the key strength of that work-the ability to directly specify the unit delay profile of the synthesized circuits. Finally, we view our work as a key (but not final) step toward the goal of having the ability to create larger circuits than already exist. This paper is organized as follows. In Section II, we review prior literature in synthetic circuit generation, including Hutton et al. [7] , upon which this research is based. Section III describes a set of new characterization parameters that we propose to improve the generation results. Section IV describes the new generation methods. In Section V, we present measurements of the quality of the generated circuits, and conclude in Section VI.
II. BACKGROUND AND PREVIOUS WORK
This chapter provides a review of other circuit generators that exist in the literature. This is followed by the background of the work of Hutton et al. [7] , [8] upon which this research is based.
A. Other Synthetic Generation Efforts
A number of other synthetic circuit generators have recently been proposed in the literature [9] , [11] - [19] , which we will now review.
Darnauer and Dai [9] generate synthetic circuits with a fixed number of inputs, outputs, LUTs, and with an average fanin and approximate Rent exponent [10] . The method constructs the synthetic circuit by recursively bipartitioning the circuit and making connections after each partition until the clusters consist of single LUTs. The method is notable in its attempt to capture the hierarchical nature of a circuit. However, the approach lacks control over the fanout and unit delay profile of gates in the circuit. No validation is done on the quality of the synthetic circuits generated as the work focused on determining the routability of the synthetic circuits with given input parameters.
Iwama et al. [11] create synthetic benchmark circuits using functional transformations of pre-existing real circuits that preserve the logical function of the circuit. While the resulting circuit is "realistic" from a logical standpoint, the method suffers from a lack of control over the physical properties of the netlist and the need for prior circuits. In [12] , the method was extended to limit the fanin values of gates in the circuits but the lack of control over physical properties still remains. To alleviate the need for a prior circuit, a trivial random circuit generator was also described that generates single sum-of-product term circuits. No validation was done on any of the synthetic circuits as the application of their work was toward evaluating the ability of synthesis tools to reoptimize circuits they transform.
Harlow and Brglez [13] and Ghosh et al. [14] , [15] propose the idea that synthetic circuits should be generated by characterizing properties about circuits that will remain invariant under transformations or "mutations" of the circuits. The goal of their work is to provide synthetic circuits to help the influence that different starting conditions have on the testing of CAD algorithm performance. They claim that by expanding each circuit used in testing into an equivalence class of mutant circuits and averaging over the experimental results they can negate the effect of different starting conditions. The advantage of this approach is that the circuits are not completely random. However, the approach does not lend itself to the possibility of scaling the mutants to larger circuit sizes, which is a key motivation behind synthetic circuit generation. Furthermore, they present their results based on a small number of small-sized circuits and thus it is unclear how their method performs for larger circuits.
Pistorius et al. [16] characterize digital designs as consisting of two levels of hierarchy with five different types of logic. At the bottom level of the hierarchy are regular combinational logic, irregular combinational logic, memory blocks, and combinational and sequential logic. At the top level of the hierarchy is the interconnection logic connecting these different subcircuits. Generators are proposed for the regular combinational logic, the memory, the combinational and sequential logic, and the interconnection logic. Success is judged in the context of partitioning multiple FPGA systems. Here, the utilization of the FPGAs is a key concern, and their method achieves an average filling rate for the clones that deviated by less than 17% from the original circuits. Success is not judged on the basis of the wirelength or delay properties and it is unclear as to whether under these latter criteria the circuits would prove realistic. No characterization or method to judge success is given at the second level of hierarchy.
Wilton et al. [17] generate synthetic circuits with both logic and memory. Their method of generation is, first, to characterize large numbers of real circuits with a view to how logic and memory interconnect and the number, size, and shapes of the memories. Second, synthetic circuits are generated stochastically by randomly selecting a memory configuration and interconnect pattern from the characterization, randomly selecting combinational logic from the MCNC benchmarks [1] and making connections between the memory and logic based on the interconnect pattern. The strength of the method is the inclusion of memory in the final circuits and the realistic connections between memory and logic. The weakness of the method is its use of only combinational MCNC benchmarks in logic portions of the generated circuits.
Stroobandt et al. [18] developed a synthetic benchmark generation method that generates circuits using a bottom up clustering approach. This method produces circuits that are too regular and that have unrealistic delay profiles [19] . Verplaetse et al. [19] attempt to fix these problems and achieves good wirelength results with the real circuit and clones differing by 7% on average. It is unclear whether or not the delay-profile problem has been sufficiently fixed since no direct comparison is made between the synthetic circuit-delay profile and that of a real circuit.
Hutton et al. [7] , [8] can generate synthetic circuits that scale with size and their generation method provides direct control over the unit-delay profile of the synthesized circuits. Of all the synthetic benchmark efforts, we feel that it shows the most promise and it is what we base our work upon. We now review their work. 
B. Hutton et al.'s Characterization and Generation
The synthetic circuit-generation approach of Hutton et al. [7] is to characterize key physical-circuit properties of combinational circuits and then to generate synthetic circuits that are constrained to have these properties. When the properties of the original circuits are unchanged, these generated circuits are called clones of the original circuit. Examples of physical properties include the fanout distribution of the gates, the delay structure, and the number and type of connections in the circuit. In [8] , Hutton et al. extended their method to generate sequential circuits, with flip-flops. In the sections below, we first define the combinational circuit model and definitions. Second, we discuss the set of circuit characterizations and the method of combinational synthetic circuit generation. Third, we provide a brief description of the extensions made for sequential circuits. Lastly, we describe the process by which the circuits are judged realistic and reprise Hutton et al.'s results.
1) Circuit Models and Definitions:
Circuits are modeled as a directed acyclic graph , where the nodes represent gates in the circuit and edges represent two-point connections between gates. In order to reduce the wide variation of gate types, both Hutton et al. [7] and this work assume that all gates are four-input lookup tables (4-LUTs). As a key aspect of circuits is their delay, Hutton et al. employs the unit delay model in which every LUT incurs a single unit of delay.
With this delay model, the delay level of a node in the graph is defined as the maximum delay over all directed paths beginning at a primary input (PI) or a flip-flop (DFF) and terminating at the given node. The maximum combinational delay over all nodes in a circuit is defined as . The delay structure of the circuit is characterized by a collection of measurements at the various delay levels. Shape is defined as the number of objects at each delay level. Accordingly, Hutton et al. [7] defines node shape, input shape, output shape, and PO shape as the total number of nodes, inputs, outputs, and primary outputs (POs) at each delay level, respectively.
The concept of shape is illustrated in Fig. 1 for the MCNC circuit cm151a. The illustration of the circuit shows the nodes arrayed and labeled by delay level. Fig. 1 also gives a histogram of the node, input, and output shapes. Primary inputs, which occupy the 0th delay level, are labeled PI. Looking at the 1st delay level we see it has 4 nodes, 16 inputs from the 0th delay level, and 4 outputs, and no primary outputs.
For a node , is the combinational output degree of the node. For a circuit, Hutton et al. [7] describes the fanout in terms of the fanout distribution, defined as the number of nodes of each fanout, starting at 0.
To characterize the connections in the combinational circuit, Hutton et al. [7] defines an edge length property: For an edge with nodes and they define the if . An edge of length 1 is termed a unit edge, while any edge with a length greater than one is termed a long edge. Using this definition of length, they define the edge-length distribution as the number of edges at each edge length.
2) Combinational Generation Algorithms: The method Hutton et al. [7] used to generate combinational circuits proceeds in a few basic steps as illustrated in Fig. 2 . The input into the generation phase is the node shape, the fanout distribution, the edge length distribution, and several other parameters that are omitted here for simplicity (i.e., the number of primary inputs, the number of primary outputs, the maximum fanin to a LUT, and the locality parameter " "). In the algorithm, nodes are organized by delay level into larger groupings called level nodes. In Step I, the input shape's and output shape's upper and lower bounds are computed at each level node. In Step II, the majority of edges are assigned between the level nodes. In
Step III, the fanout distribution is partitioned among the level nodes. In Step IV, each level node is split into individual nodes with a specific fanout. In Step V, edges are assigned between individual nodes. [7] .
It is at this point that Hutton et al. [7] attempts to achieve realistic wirelengths in the final generated circuit by imposing a notion of "locality" on the edge assignments. Here, each node at each delay level is assigned a horizontal position, and edges are chosen in such a way as to minimize the horizontal distance between joined nodes.
The output from the process, ideally, is a graph where the specified size, distributions, and shape functions are met. For example, each node should have a fanout value from the fanout distribution that matches its number of output edges and each node should belong to the correct delay level as dictated by the shape function. Furthermore, there should be no node "violations," which are nodes that have one or more of the following properties: no outputs, no inputs, too many inputs, or two or more connections from the same source node. Hutton et al. [7] showed that it was often difficult to precisely meet the specification as given, and that it was difficult to prevent all node violations. In order to deal with this, they reduced the length of edges and fanout values, dropped the edges during Step V that could not find valid connections, and assigned primary outputs to nodes with no output edges.
It is relevant to note that this generation approach was largely constructive. At each Step, an assignment is made based on a calculated ordering, which was, in turn, based on a specific cost metric. In the present work, we propose a new method that iterates over various states of the fully constructed graph employing an ensemble cost function that measures the degree of success in meeting the generation specifications.
3 cuits to sequential circuits. Here, sequential circuits were broken into a set of combinational subcircuits separated by flip-flops that could be characterized and generated separately and then "glued" together during generation to form a full circuit.
The combinational subcircuits are identified by thinking of sequential circuits as consisting of chains of combinational logic that are connected to the next stage by flip-flops and are connected to any previous stage by feedback connections. To find these combinational subcircuits the nodes in a circuit are partitioned into groups, termed sequential levels, based on the sequential level numbers of the nodes. The sequential level number of a node , , is defined as 0 if is a PI, for a flip-flop with input , and over all inputs to otherwise. In combinational circuits, there is a single sequential level. In sequential circuits, the sequential levels form a hierarchy. An example of this abstract model of a sequential circuit is given in Fig. 3 [8] .
With the circuit broken into a hierarchy of sequential levels, Hutton et al.'s [7] combinational characterization is applied to each sequential level with extra characterization added to model flip-flop and feedback connections that cross sequential level boundaries. Hutton et al. [8] characterizes the connections that enter or leave each sequential level with the ghost-input shape (GIshape) defined as the number of edges entering a sequential level at each delay level and the ghost-output shape (GOshape) defined as the number of edges that exit from a sequential level at each delay level.
Hutton et al. [8] generates synthetic sequential circuits in two steps. In Step I, the combinational logic at each sequential level is generated separately by the method described in Section II-B2, with modifications made to choose the set of nodes for flip-flop connections and the set of nodes for feedback connections from the ghost input and output shapes. In Step II, the sequential levels are connected together by connecting each sequential level to the flip-flops at the next sequential level and then by connecting each sequential level to the previous sequential levels by randomly making feedback connections. In Step II, The key disadvantage of Hutton et al.'s [8] sequential circuit model is many circuits do not have the pipeline-only structure implied by the sequential levels in this model. Certainly, the pipeline portion of circuits have this structure, but all others do not.
4) Quality of Previous Circuits:
In Hutton et al. [7] , [8] , the quality of the generated circuits was judged by comparing real circuits and clone circuits generated from the characterizations measured from each real circuit. This process of judging real circuits against their clones is called validation and is illustrated in Fig. 4 . It is the framework we will use to judge the quality of our synthetic circuits. Note that because we directly compare the circuit characteristics of the clones against that of the real circuits, this approach is a direct validation approach versus an indirect validation approach, as defined in [20] .
In Hutton et al. [7] , [8] , the real and clone circuits were compared on the basis of wirelength achieved after placement and global routing. Circuits were placed and global routed using VPR [21] , [22] and the wirelength measured. It was found that postplacement wirelength differed by 17% on average for purely combinational circuits and 40% on average for sequential circuits (which were generally larger than the combinational circuits). Note that Hutton et al. measured the average of the absolute value of the difference between the original and clone circuits. Also, for the sequential circuits, in almost all cases, the wirelength of the clone circuit was greater than that of the original circuit.
While the quality of combinational synthetic circuits was reasonably good, the quality of sequential circuits is too different from the original circuits to be used as reasonable proxies in FPGA architecture development. Hutton et al. [8] suspects that the reason behind the wirelength differences is that the generated circuits lack a hierarchy that can be observed in typical circuits. In this paper, we directly address this issue.
III. NEW CIRCUIT MODEL AND CHARACTERIZATION
In order to introduce hierarchy into synthetic circuits, we identify that hierarchy through clustering. To characterize the result of a clustering, we define a new model that describes clusters and various aspects of their connectivity. As discussed above, this new model will be employed in the context of Hutton et al. [7] , [8] with new circuit characterizations and new generation techniques.
A. New Circuit Model for Sequential Circuits
As described in Section II-B3, Hutton et al.'s [8] sequential circuit model is not very natural for all circuits. Here, we choose a simpler circuit model that makes it easier for a hierarchy to be identified. It is similar to Hutton et al.'s [7] combinational circuit model described in Section II-B1, but with three additions made to account for flip-flops. The first addition is that flip-flops are placed at delay level 0, the same as the primary inputs. The outputs of these flip-flops drive into the combinational logic just as primary inputs do. Second, the flip-flops themselves must be driven. To do so, some of the regular combinational nodes are designated as latched nodes, meaning that the node's output drives the data input of a flip-flop. Finally, this edge that joins a latched node to its flip-flop ("a DFF edge") is defined to have an edge length of 0. An example of this new circuit model is depicted in Fig. 5 .
These changes to the circuit model remove the pipeline-like assumption of the previous model, but still permit a well-defined characterization of all sequential circuits with a single clock. The new circuit model is also simpler, making it easier to identify a hierarchy (described in the next section) and to perform iterative-based generation (described in Section IV).
B. Identifying a Hierarchy
To identify a hierarchy in a circuit (while characterizing a pre-existing circuit) we partition the circuit into clusters. Fig. 6 shows the sample circuit of Fig. 5 partitioned into three connected clusters. The clusters in the circuit are defined given the graph of the circuit as resulting from a partition of into a series of clusters where the -clusters are disjoint vertex sets that fully cover .
C. Characterization of Clustered Circuits
We break the description of the new characterization into four sections. First, we describe the characterizations that we apply unchanged from Hutton et al.'s [7] , [8] work. Second, we describe the characterization of the connections between clusters. Third, we describe the new characterizations needed to deal with changes made necessary by the fact that the circuits are no longer single cluster systems. Lastly, we describe a characterization of an approximation to wirelength that we will use to control wirelength in the synthetic circuits that are generated. Throughout our description of our characterization we will use the circuit in Fig. 6 as an example.
1) Unchanged Characterization:
We keep unmodified from Hutton et al.'s [7] , [8] characterizations the number of nodes, the number of primary inputs, the number of flip-flops, the node shape, primary output (PO) shape, and fanout distribution. These characterizations are applied to each cluster separately. These values for the circuit in Fig. 6 are summarized in Table I .
2) Intercluster Characterization: The structure of the connections between each pair of clusters is captured through two matrices that count the number of connections to combinational nodes and flip-flops between clusters. The first matrix we define as where is the number of intercluster connections that drive combinational nodes from clusters to . The second matrix we define as , where is the number of connections that drive flip-flops from to . Figs. 7 and 8 illustrate the intercluster connections that each of these matrices separately capture for the circuit in Fig. 6 . We have separated the intercluster connectivity into these two matrices because we found that they are weakly correlated [23] and because it allows the generation of the combinational and sequential structure separately. The values of the Comb and Latch matrices for the circuit in Fig. 6 can be seen in Figs. 9 and 10, respectively. 3) New Intracluster Characterization: Inside each cluster, we add additional characterizations for the input and output shapes, the latched shape, and the edge-length distribution.
The first addition to the circuit characterization was to explicitly include input and output shapes-the number of inputs and outputs entering each combinational delay level. Hutton et al.'s [7] , [8] generation method derived bounds for these values, but we instead include it explicitly as his process was too complex with the inclusion of multiple clusters.
The second addition is the latched shape, which is defined as the number of nodes connected to flip-flops at each delay level. For example, for Cluster 1 of Fig. 6 we can see that only one node from the 2nd delay level is connected to a flip-flop and so it has a latched shape of (0 0 1 0).
The last addition was to modify the edge length distribution to account for intercluster edges not present in Hutton et al.'s [7] , [8] work. The intercluster edges need to be characterized because they range from 5% to 45% of the total number of edges in the circuit and thus have a large impact on the circuit structure. We characterize the edge-length distribution in three parts: the intracluster edge length distribution, the intercluster input edge length distribution, and the intercluster output edge length distribution, defined as the number of edges at each edge length internal to the cluster, that input into the cluster, and that output out of the cluster, respectively. Fig. 11 illustrates the concept of intracluster, intercluster input, and intercluster output edges.
The input shape, output shape, and edge-length distributions for the circuit in Fig. 6 are summarized below.
4) Wirelength Characterization:
To control the postplace and route wirelength of the synthetic circuits that we produce from our generation process (described in Section IV), we measure an approximation to wirelength in characterization that we will use in generation. The approximation is a metric that Hutton defined but never used in generation [24] . First, we will describe the metric and its motivation. Second, we will describe an algorithm to measure it.
Hutton [24] used an approximation of wirelength instead of real postplace and route wirelength because he wanted to quickly characterize a small amount of information about local structure and thought that a full placement and routing of a circuit on an FPGA or ASIC would be too computationally expensive. Instead, he "placed" the graph within the combinational delay-graph structure by assigning each node at each delay level a horizontal position and ordering the horizontal position so as to minimize the number of edges that crossed and the horizontal distance between connected nodes. In our modification of this placement algorithm, we minimize only the total horizontal distance.
With the circuit "placed," Hutton [24] measured his approximation to wirelength that he defined as: See equation (1) at the bottom of the page.With this approximation we will control the wirelength of the synthetic circuits we produce in generation.
D. Software Implementation of Characterization
We rewrote Circ the software tool that Hutton [7] , [8] built to characterize circuits. The new tool, called CCirc, takes as input a circuit in the BLIF [1] netlist format and outputs statistical information corresponding to all of the characterizations discussed above, into a "stats" file.
CCirc uses a partitioner to identify a hierarchy in a circuit. We employed the hMetis partitioning package [25] to divide the circuit into clusters because it is a well-regarded partitioner that is freely available. It also possesses an easy-to-use API that can be called from within CCirc. hMetis is a multilevel min-cut partitioner and can partition circuits using a recursive bipartition or -way method with different node balancing conditions. The source code and executables for CCirc can be found at: http://www.eecg.toronto.edu/~jayar/software/Cgen/Cgen.html
IV. GENERATION
We now describe a method of generating synthetic circuits. Its three key features are that: 1) it employs the new sequential model described in Section III-A; 2) it generates circuits as groups of connected clusters as described in Section III-B; and 3) its overall approach is to use iteration in the generation process, as opposed to the constructive approach taken by Hutton et al. [7] , [8] .
The input to the generation process is the characterizations we defined in the previous section which are: the Comb and Latched matrices, the number of clusters, and for each cluster the number of nodes, the number of primary inputs, the number of flip-flops, the node shape, the primary output shape, the latched shape, the input shape, the output shape, the fanout distribution, the intracluster edge length distribution, and the intercluster input and output edge length distributions. The output from the generation process is a circuit in BLIF [1] or structural VHDL format ready to be placed and routed. We set the function of each LUT to be a NAND gate to give each LUT a logic type.
The generation algorithm proceeds in four steps. In Step 1, we create the delay structure of the circuit by assigning edges between the level nodes in the circuit (recall that a level node contains all of the individual nodes at each delay level). In
Step 2, the fanout distribution in each cluster is partitioned among the level nodes. In Step 3, the level nodes are split into individual nodes and the individual nodes are prepared for final edge assignment. In Step 4, edges are assigned between individual nodes in the circuit based on the delay structure of the circuit and the fanouts assigned to the individual nodes. We have broken the generation process into these four steps because we felt that trying to satisfy all the requirements all at once would be too computationally difficult and complex. At each stage of the algorithm, as an example, we will follow the generation of a synthetic circuit using the characterization given in Section III of the circuit given in Fig. 6 
A. Creation of Delay Structure
In the first step, we create the delay structure of a circuit. Individual nodes in the delay levels of a cluster are aggregated (1) Fig. 11 . Intra-and inter-cluster edges. into level nodes. Edges between the level nodes are aggregated into super edges where a super edge is an edge between two levels nodes with a weight equal to the number of individual edges between the two level nodes. The grouping of the nodes and edges into larger aggregates allows us to first concentrate on the large-scale connectivity between delay levels in the clusters of the circuit before trying to satisfy other requirements such as the fanout distribution or individual edge assignment.
The input to this step is the delay structure characterization which consists of the Comb and Latched matrices, , and for each cluster the node shape, the input shape, the output shape, the latched shape, the intracluster edge length distribution, the intercluster input edge length distribution, and the intercluster output edge length distribution.
The desired output is the delay structure with the weights of the super edges assigned to ensure that each individual node will be able to have its delay level correctly set, the delay structure will not force node violations to be made during final edge assignment, and deviations from the given characterization are minimized Fig. 12 illustrates the basic input into and output from delay structure creation. Fig. 12(a) shows the individual nodes aggregated into level nodes. The desired numbers of input and output edges for each level node have been annotated from the Input and Output Shapes. Fig. 12(b) shows target edge length distributions that our algorithm will attempt to satisfy. Fig. 12(c) shows the intercluster matrices Comb and Latch in graph form that our algorithm will attempt to satisfy. The output of the algorithm is shown in Fig. 12(d) . Here, the number of edges between the various level nodes (indicated by the edge weight) has been determined.
The algorithm for solving this problem is divided into two parts. The first part creates the combinational connections in the circuit while the second part creates the sequential connections in the circuit making connections from level nodes with latched nodes to level nodes with flip-flops. We describe each of these parts separately.
1) Creating the Combinational Delay Structure:
We create the initial solution to the combinational delay structure by inserting all intra-and inter-cluster edges into the graph. Input into the algorithm is the delay structure characterization without the latched shapes or Latched matrix. Output from the algorithm is the combinational delay-graph structure, an example of which is shown in Fig. 13 . The figure shows the level nodes in each cluster (and the number of individual nodes contained in a level node), the weight assigned to the super edges.
The edges are inserted into the graph based on trying to satisfy the edge length distributions, Comb, the input shape, the output shape, and on making sure that each level node has enough unit edges to define the delay level of its nodes. The delay level of a node is defined if it has a unit edge from the delay level above. More details about this and all phases of this algorithm can be found in [23] .
After creating the initial solution, we employ an iterative algorithm that selects certain edges as candidates for relocation and accepts or rejects proposed changes based on a cost function.
In the following paragraphs, we will describe the cost function, how edges are selected and modified ("moves"), the overall structure of the algorithm, and the performance of the algorithm.
The cost function of the iterative algorithm is as follows: (2) Here, measures the difference between the current Comb and its specification by subtracting the two matrices and adding the absolute values of the entries of the matrix, measures the absolute difference between the current edge length distributions and their specifications, measures the absolute difference between the current input and output shapes and their specifications with congestion factors multiplying this cost at each level node to penalize level nodes that have too many inputs or outputs. Finally, measures the number of node violations that would be forced to be made during final edge assignment because of the number of edges that input into or output out of a level node.
We select super edges to change in the graph as in Fig. 14 .
We employ an iterative improvement algorithm, in which all changes that improve the cost function are accepted, and bad moves are accepted with a probability of . The algorithm continues until the cost is zero or until the number of moves attempted is fifty times the number of edges in the graph.
We can give an idea of the success of the optimization. The cost function measures the deviance of the result from the specification. We normalize the cost by dividing it by the number of edges in the graph. The optimizer is typically able to reduce to about 5% of the total number of edges. Of this 5%, usually makes up 2%, usually makes up 26%, usually makes up 67%, and usually makes up 4%. At the end of iteration, it is possible that node violations (which are nodes that have one or more of the following properties: no outputs, no inputs, too many inputs, or nodes with two or more connections from the same source node) remain. In this case, we postprocess the graph by removing or adding edges to remove the violations.
2) Creating the Sequential Delay Structure: With the global combinational delay structure complete, the delay structure is finished by forming the connections between the level nodes with latched nodes and the level nodes with flip-flops. The input into this phase of the algorithm is the matrix Latched and the latched shapes in each cluster. The output is the finished delay structure graph. A picture of the completed delay-graph structure can be seen in Fig. 15 , which shows the addition of the latched node to flip-flop connections. Our algorithm to create these connections is given in Fig. 16 .
B. Degree Partitioning
After creating the delay structure, the fanout distribution of each cluster (which is a set of fanout values that ultimately will be assigned to each individual node) is partitioned among the level nodes in the cluster. The input into this degree-partitioning step is the delay structure (generated above in Step 1) and the fanout distribution. The output is the delay-structure graph with the fanout distribution partitioned among the level nodes such that the sum of the fanout degrees assigned to each level node matches the number of edges that leave the level node. The input and output of this step of the algorithm is illustrated in Fig. 17 .
The degree partitioning occurs in three steps. In the first step, an initial assignment is made. In the second step, the degree partition is iteratively improved. In the third step, postprocessing is done to enforce the equality described above.
The initial fanout assignment in each cluster is made based on the cluster's fanout distribution and its node shape and output shape in the delay structure. It occurs in five steps as given in Fig. 18 with Steps 1, 4, and 5 being based on Hutton et al.'s [7] work.
Step 1 is performed because nodes with maximum combinational delay are either latched or are primary outputs.
Step 2 is performed because latched nodes rarely fanout to more than one node.
Step 3 is performed because only latched nodes and primary outputs are allowed to have zero fanout.
Step 4 is performed because assigning high fanouts to such level nodes makes it then necessary to assign very low fanouts to these level node which may or may not exist in the number needed.
After the initial assignment, the degree assignment is improved by swapping fanout degrees between level nodes in an attempt to improve the solution quality defined as (3) Fig. 19 . Example of a degree move. Here, measures for each level node the absolute difference between the sum of the fanout degrees assigned and the number of output edges that were assigned in Section IV-A and is a cost that penalizes level nodes with fanouts that will force node violations in the final edge assignment (described below in Section IV-D).
The degrees to be swapped are chosen by first randomly choosing a nonzero fanout degree from the level nodes with higher total fanout than the number of output edges assigned. Next, we randomly choose a nonzero lower fanout degree from the level nodes with lower total fanout than the number of output edges assigned. An example of a degree move is given in Fig. 19 .
We employ an iterative improvement algorithm, in which all changes that improve the cost function are accepted, and bad moves are accepted with a probability of . Moves are continually generated in the algorithm until there is no change in the lowest cost for 5000 iterations or until the total cost is zero.
After improving the solution quality, some small discrepancies may still exist between the sum of the fanout degrees assigned to each level node and the number of edges that exit the level node. Furthermore, there may still exist level nodes that have fanouts that will force multiple connections between two nodes during final edge assignment. The discrepancies exist in these cases because the output shape of the delay-graph structure often does not exactly match the specification of the output shape. These discrepancies are resolved by randomly selecting and decreasing fanout values biasing the degree selection toward larger fanouts or if that cannot be done by adding extra edges. The number of these discrepancies tends to be small involving less than 1% of the total edges.
C. Level Node Splitting
The next step in the generation process is to split the level nodes into individual nodes (which will ultimately become four-input LUTs, PIs, and flip-flops in the final generated circuit). The graph is also prepared for final edge assignment. The input into this phase of the algorithm is the fanout-assigned delay-graph structure (described above in Section IV-B) with the latched shape, the primary output shape, and the number of primary inputs and flip-flops. The output from this is a graph where the individual nodes have been created at each level node and assigned a logic type from one of flip-flop, primary input, or LUT; where each node has an assigned fanout; where each node has a horizontal position and where all latched nodes and nodes that are primary outputs have been designated. The input and output of this Step for a sample cluster is show in Fig. 20 . The complete structure with all clusters is called the pre-edge assignment structure and is shown in Fig. 21 . The algorithm for splitting the level node into individual nodes is given in Fig. 22 .
D. Final-Edge Assignment
The last stage in the algorithm is final-edge assignment. The input into the algorithm is the pre-edge assignment structure described above in Section IV-C. The output from this step is the completed synthetic benchmark circuit. The algorithm proceeds by creating an initial solution and then iterating to improve the solution.
The initial solution is created in two parts. First, we create the connections to the combinational (individual) nodes and, second, we create the connections between the latched nodes and flip-flops.
We make the connections to combinational nodes in the graph by visiting each level node in turn and forming connections to the individual nodes it contains in four steps as given in Fig. 23 . Our method to construct the initial solution is based on and evolves from Hutton et al.'s work [7] .
After making the connections to the combinational nodes, a similar method is used to make the latched connections. For all of the level nodes at the zeroth delay level with flip-flops, we assign individual edges as given in Fig. 24 .
After creating the initial solution, we again employ an iterative algorithm that selects certain edges as candidates for relocation and accepts or rejects proposed changes ("moves") based on a cost function. During all moves the algorithm the nodes remain stationary. The cost function of the algorithm is as follows: (4) Here, desired wirelength is a parameter in generation that is discussed more fully in Section IV-E, and Number of Violations is a function that returns the number of nodes that have no inputs, too many inputs, two or more connections from the same source node, or if the node is a flip-flop with a connection to itself. The wirelength costs are normalized to the maximum horizontal position multiplied by the number of edges while the Number of Violations cost is normalized to the number of edges. We use the factor to balance the goal of achieving the desired wirelength against the goal of having no node violations. The value is set to 0.02, because the wirelength cost is often much larger than the node-violation cost and, while achieving the desired wirelength is important, it is more important that we have no node violations because they can create sizeable difficulties for our algorithm.
We generate moves 95% of the time purely randomly while 5% of the time we target nodes with violations.
When we generate a purely random move, we start by randomly selecting an edge in the graph. With this edge we attempt one of two possible move types with equal probability. Each move preserves the combinational delay structure and the number of edges that output from each node.
In the first move type, defined as an edge rotation, we move the end point of the edge to a new sink node. The new sink node is randomly chosen from within the same level node as the old sink node.
In the second move type, defined as a double edge swap, we select a second edge and move the end point of each edge to the other edge's sink node. The second edge is randomly chosen from the edges that output from the same level node that the first edge outputs from.
For the 5% of moves that explicitly attempt to eliminate node violations, we randomly select a node that is in violation. If the violation type is either too many inputs or two or more connections from same source node, we select one of the problem edges and attempt an edge rotation. If the node violation is a flip-flop that connects to itself we attempt a double edge swap where we choose the first edge that connects the flip-flop to itself and the second edge from the list of all edges in the graph that connect to flip-flops and whose choice will preserve the Latched specification.
We again employ an iterative improvement algorithm, in which all valid changes that improve the cost function are accepted, and valid bad moves are accepted with a probability that decreases exponentially with the change in cost. A move is valid if it will not create any flip-flops with loops back to themselves. The algorithm continues until the cost is zero or until the number of moves attempted is a hundred times the number of edges in the graph.
After iteratively improving the graph, if we still have node violations we post process the graph by removing or adding any edges to remove the violations.
E. Wirelength Control
To control the postplace and route wirelength of the synthetic circuits that we produce from our generation process, we set the desired wirelength parameter in the cost function given above using one of three methods. In the first method, desired wirelength is set to be the of the initial solution. In the second method we set desired wirelength to be zero to drive to a minimum while in the third method we set desired wirelength to be the value of measured in the characterization of the original circuit as described in Section III-C4.
To evaluate the three different methods of setting , we generated synthetic circuits as described below in Section V-A, placed and routed them as described in Section V-B, and examined the postplace and route wirelength.
We found that the desired_wirelength conditions that produced the best set of clones were to accept the initial for combinational circuits and to minimize for sequential circuits. The reason behind the difference between combinational and sequential circuits can be seen in Fig. 25 . It shows a typical relationship between the real postplace and route wirelength and the final for a series of clones generated from two sample combinational and sequential circuits from the MCNC benchmark suite. On both graphs, the real wirelength of the original circuits is marked. We defined this point as the best desired wirelength point. This point is on the curve for the combinational circuit and not on the curve for the sequential circuits. This relationship was seen in almost all circuits. Cloned combinational circuits typically used less wirelength than the original circuit at the lowest values of and more wirelength at the highest levels of . Cloned sequential circuits, however, typically used more wirelength at all possible values of . The best desired wirelength point was closest to the initial for combinational circuits while for sequential circuits the best wirelength point was closest to the lowest . This suggests that combinational and sequential circuits have very different structures with sequential circuits being more tightly connected.
F. Software Implementation of Generation
We have built an implementation of the algorithm described in this section and called it, CGen, after Hutton et al. ' s Gen [7] , [8] . CGen takes as input statistics from CCirc and outputs a circuit in BLIF or VHDL format. The source code and executables for CGen can be found at: http://www.eecg.toronto.edu/~jayar/software/Cgen/Cgen.html.
V. VALIDATION
In this section, we present measurements of the realism of the synthetically generated circuits. Recall that Hutton et al. [7] , [8] determined realism by processing the original circuits and synthetic clones of those circuits through the same CAD flow, and comparing measurements on postplace and route results, such as total wirelength. We compare on the basis of postplacement and routing wirelength, track count, and critical-path delay. Our method is a direct validation approach [20] . First, we describe the circuits that we cloned and the parameters that are input into generation. Second, we describe the tool used to do the placement and routing, and the FPGA architecture used to make the measurements. Finally, we present and discuss the results.
A. Clone Generation
We used 23 circuits taken from the 17 largest MCNC benchmarks [1] and six new circuits created at the University of Toronto. We characterized the circuits with CCirc and generated clones with CGen.
During characterization, we varied the number of partitions from 1 to 16, in order to study the effect of this parameter. We used both recursive bipartitioning and -way partitioning types, and used two different node balancing conditions for the two partitioning types.
In generation, for final edge assignment we set desired wirelength to the initial for combinational circuits and zero for sequential circuits, as described in Section IV-E.
For a circuit of eight clusters, the generation process took, on average, 21 min per circuit which is significantly more time than Hutton et al.'s approach [8] but is not prohibitive and could decrease dramatically as software improvements are made.
B. Placement and Routing
The circuits were placed and routed with VPR [21] , [22] . The FPGA architecture targeted was a simple architecture in which logic blocks are a single four-input LUT and a flip-flop, the wires span only one logic block, and all routing switches are tristate buffers. The circuits were routed under high stress-routing conditions that attempt to find the smallest number of tracks per channel for which the circuits would successfully route.
C. Results
The partitioning conditions that produced the best results as measured by placement cost were eight clusters created through a -way partitioner that allowed a 20% greater weight in the largest cluster after partitioning.
Using these partitioning conditions, we then measured the average absolute differences between the clone and original circuit for the total-post place and route wirelength, the minimum number of tracks needed to route the FPGA, and the critical-path III  ROUTABILITY AND CRITICAL-PATH DELAY COMPARISONS BETWEEN REAL AND CLONE CIRCUITS   TABLE IV  COMPARISON BETWEEN REAL AND CLONE CIRCUITS FOR SECOND TEST SET delay as a function of the number of clusters used in characterization. The results are plotted in Fig. 26 . In this graph, we can see that the minimum number of tracks measurement closely follows that of wirelength while critical-path delay shows no correlation to the number of clusters. (We suspect that our precise control of delay shape keeps the critical-path delay consistently good.)
In Table I , we give measurements of quality for each circuit for eight clusters. In the table, Orig. denotes the results for the original circuits, MH denotes the results using Hutton et al.'s method [8] to generate clones, and New stands for our new method of generating clones.
As can be seen from Table I , the mean of the average absolute difference in total detailed wirelength between the [8] , which obtained a difference of 48%. The standard deviation of this mean also has a significant improvement. The absolute difference in the number of routing tracks is 14%, which is also a significant improvement compared to Hutton et al. ' s results of 46%. The critical-path delay, achieves roughly the same result as Hutton et al.'s work -within about 10% of the original circuit on average. In our judgment, over all three of these measurements, the new synthetic circuits are realistic proxies for the real circuits.
To ensure that we have not over-tuned our algorithms to the circuits in our test set, we verified our results with a second set of circuits. The second set of circuits consists of fifteen circuits from Sun's Pico Java Processor [26] and two MCNC circuits (s38417 and s38584.1) that were not used in the original test set. We characterized and generated clones of the circuits as in Section V-A and place and routed the circuits as in Section V-B. We then measured the average absolute differences between clone and original circuit for the total-post place and route wirelength, the minimum number of routing tracks needed to route the FPGA, and the critical-path delay as a function of the number of clusters used in characterization. The results are plotted in Fig. 27 . The wirelength and minimum number of routing track results decrease rapidly with the number of clusters until they start to plateau at around eight clusters, just as with the original test set. The absolute percent difference for these results at eight clusters is 20% and 21%, respectively, which is slightly higher than with our original test set. The critical-path delay results are on par with the previous test.
In Table IV , we give measurements of quality for each circuit in the second test set for eight clusters. In the table, the blanks in the MH columns indicate circuits that caused Hutton et al.'s [8] method to crash. We can see that with our new method, the mean and standard deviation of the average absolute difference in total detailed wirelength between the clone and original circuit still shows a significant improvement over Hutton et al.'s method. If we look at the wirelength result for the two MCNC circuits, s38417 and s38584.1, we can see why the average wirelength result for the second test set is slightly higher than for the first. The wirelength result for these two circuits is drastically higher than the result for their original circuits; however, the result is still significantly better than that obtained using Hutton et al.'s method. We do not know why these two circuits use excessive wirelength, however with increasing number of clusters the wirelength difference decreases reaching 71% and 49%, respectively, with 24 clusters. One possible reason behind the excessive wirelength for these two circuits might be that our method of controlling wirelength is not perfect for all circuits. For almost all other circuits in the second test set, however, the wirelength difference between the clone and original circuit is less than 14%. The average wirelength for these circuits is 11%, which is less than the average found for the first set of test circuits.
We conclude from the second test set results that the basic generation parameters are not overtuned.
In the results presented so far, we have grouped the clones by the number of clusters used in their partitioning. However, the best number of clusters to partition a circuit into, as defined by wirelength, is not constant across all circuits. For each circuit there exists a best and most natural number of clusters to partition a circuit into. In Table V , we give measurements of quality for each circuit in both the first and second test set for the number of clusters that produces the best wirelength results. As can be seen from this table, the mean of the average absolute difference in total detailed wirelength between the clone and original circuit is 9%, The absolute difference in the number of routing tracks is 12%. The critical-path delay achieves roughly the same result as Hutton et al.'s work [8] , within about 12% of the original circuit on average. If we remove circuits s38417 and s38584.1 from consideration, those numbers drop to 6% for wirelength, 10% for minimum number of routing tracks, and 10% for critical-path delay respectively.
We include this comparison because selecting the most appropriate number of clusters on a per circuit basis could be considered a valid part of the characterization process, albeit one that is more labour intensive.
VI. CONCLUSION
We have introduced a new circuit characterization and new synthetic generation techniques that significantly improve the quality of synthetic circuits over previous methods.
The new characterization captures a hierarchy of a circuit by partitioning the circuit into clusters and characterizing each cluster and the connections between the clusters.
Our new generation techniques impose this hierarchy on the synthetic circuits. The generation techniques use iteration to tightly control the generation process in contrast to all known synthetic circuit generators that use constructive approaches.
The new synthetic generation techniques were judged realistic by cloning real circuits and comparing clones on the basis of post place and route statistics. For eight clusters, the real and clone circuits differed by 14% for total detailed wirelength, 14% for minimum number of tracks needed to route each circuit, and 10% for critical-path delay. If we further choose the best number of clusters for each circuit (as defined by wirelength) we found that the real and clone circuits differed by 9% for total detailed wirelength, 10% for minimum number of tracks needed to route each circuit, and 10% for critical-path delay. This is a key (but not final) step toward the goal of having the ability to create larger circuits than already exist.
Several areas are open to future research. The key next step is to see how circuit structures combine and scale with size so that we can generate larger circuits. A second area is to explore alternatives to using to control wirelength during synthetic circuit generation. One such alternative would be to place the circuit during final edge assignment on an FPGA to obtain positions for the individual nodes in the graph and then use this information to obtain the precise wirelength information for edges. A third area is to examine the use of different partitioners in characterization to see what effect they have on synthetic circuit quality. A fourth area of research is to prove the realism of synthetic circuits by showing that their substitution for real circuits does affect the conclusion of any FPGA architecture or CAD tool algorithm experiment.
